Author of the publication

Test generation for scan design circuits with tri-state modules and bidirectional terminals.

, , , , and . DAC, page 71-78. ACM/IEEE, (1983)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Extended selection of switching target faults in CONT algorithm for test generation., and . J. Electron. Test., 1 (3): 183-189 (1990)Design of High-Level Test Language for Digital LSI., , and . ITC, page 508-513. IEEE Computer Society, (1983)Cascade Realization of 3-Input 3-Output Conservative Logic Circuits., and . IEEE Trans. Computers, 27 (3): 214-221 (1978)Realization of Minimum Circuits with Two-Input Conservative Logic Elements., and . IEEE Trans. Computers, 27 (8): 749-752 (1978)Design of testing circuit and test generation for built-in current testing., , and . Syst. Comput. Jpn., 24 (5): 73-82 (1993)A Novel ATPG Method for Capture Power Reduction during Scan Testing., , , , , , and . IEICE Trans. Inf. Syst., 90-D (9): 1398-1405 (2007)SAT-Based Test Generation for Open Faults Using Fault Excitation Caused by Effect of Adjacent Lines., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (12): 2561-2567 (2013)Removal of Redundancy in Logic Circuits under Classification of Undetectable Faults., , and . FTCS, page 263-270. IEEE Computer Society, (1992)Channel Width Test Data Compression under a Limited Number of Test Inputs and Outputs., , , and . VLSI Design, page 329-334. IEEE Computer Society, (2003)Low-capture-power test generation for scan-based at-speed testing., , , , , , and . ITC, page 10. IEEE Computer Society, (2005)