From post

копировать удалить добавить публикацию в буфер
Запись сообщества
посмотреть историю данной записи
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

SortCache: Intelligent Cache Management for Accelerating Sparse Data Workloads.

S. Srikanth, A. Jain, T. Conte, E. DeBenedictis, и J. Cook. ACM Trans. Archit. Code Optim., 18 (4): 56:1-56:24 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Stephen Cook

Jeanine Bucherer

Jeanine Greim

Jeanine Staber

Jeanine Engelhardt

Другие публикации лиц с тем же именем

An Idealistic Neuro-PPM Branch Predictor.R. Srinivasan, E. Frachtenberg, O. Lubeck, S. Pakin, и J. Cook. J. Instruction-Level Parallelism, (2007)Exploring Chapel Productivity Using Some Graph Algorithms.R. Barrett, J. Cook, S. Olivier, O. Aaziz, C. Jenkins, и C. Vaughan. IPDPS Workshops, стр. 672. IEEE, (2020)A Performance Analysis of Phantom-Cell Adaptive Mesh Refinement on CPUs and GPUs.D. Dunning, R. Robey, J. Kuehn, и J. Cook. J. Comput. Inf. Sci. Eng., (2021)A statistical performance model of the opteron processor.J. Cook, J. Cook, и W. Alkohlani. SIGMETRICS Perform. Evaluation Rev., 38 (4): 75-80 (2011)MetaStrider: Architectures for Scalable Memory-centric Reduction of Sparse Data Streams.S. Srikanth, A. Jain, J. Lennon, T. Conte, E. DeBenedictis, и J. Cook. ACM Trans. Archit. Code Optim., 16 (4): 35:1-35:26 (2020)SortCache: Intelligent Cache Management for Accelerating Sparse Data Workloads.S. Srikanth, A. Jain, T. Conte, E. DeBenedictis, и J. Cook. ACM Trans. Archit. Code Optim., 18 (4): 56:1-56:24 (2021)StAdHyTM: A Statically Adaptive Hybrid Transactional Memory: A scalability study on large parallel graphs.M. Qayum, A. Badawy, и J. Cook. CCWC, стр. 1-7. IEEE, (2017)Compiler-Directed Functional Unit Shutdown for Microarchitecture Power Optimization.S. Talli, R. Srinivasan, и J. Cook. IPCCC, стр. 372-379. IEEE Computer Society, (2007)Local memory store (LMStr): A hardware controlled shared scratchpad for multicores.N. Siddique, A. Badawy, J. Cook, и D. Resnick. SmartWorld/SCALCOM/UIC/ATC/CBDCom/IOP/SCI, стр. 1-6. IEEE, (2017)DyAdHyTM: A Low Overhead Dynamically Adaptive Hybrid Transactional Memory on Big Data Graphs.M. Qayum, A. Badawy, и J. Cook. CoRR, (2017)

BibSonomy

Disambiguation