( en | de | ru )

 

Disambiguation of "Yang, Chih-Kong Ken"

Author of the publication

copydeleteadd this publication to your clipboard
A 0.1-1.5 GHz 8-bit Inverter-Based Digital-to-Phase Converter Using Harmonic Rejection.

, , and . IEEE J. Solid State Circuits, 48 (11): 2681-2692 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chih-Yun Yang

Chia-Chih Yang

Matei Chihaia

Walid Shehab Chihab

Ken Lau

 

Other publications of authors with the same name

An 85%-Efficiency Hybrid DC-DC Converter for Sub-Microwatt IoT Applications., and . MWSCAS, page 9-12. IEEE, (2019)A 4.8 GS/s 5-bit ADC-Based Receiver With Embedded DFE for Signal Equalization., and . IEEE J. Solid State Circuits, 44 (3): 901-915 (2009)A 14-bit, 10-Msamples/s D/A converter using multibit ΣΔ modulation., , and . IEEE J. Solid State Circuits, 34 (5): 607-615 (1999)Introduction to the Special Issue on the 2005 IEEE International Solid-State Circuits Conference., , , and . IEEE J. Solid State Circuits, 41 (1): 3-6 (2006)A low-power adaptive bandwidth PLL and clock buffer with supply-noise compensation., and . IEEE J. Solid State Circuits, 38 (11): 1804-1812 (2003)Effects of Active Cooling on Workload Management in High Performance Processors., and . CLOSER, page 5-16. SciTePress, (2015)CMOS LC oscillator using variable mean frequency., , and . CICC, page 147-150. IEEE, (2003)A 4.6GHz MDLL with -46dBc reference spur and aperture position tuning., , , , and . ISSCC, page 466-468. IEEE, (2011)Device-circuit co-optimization for mixed-mode circuit design via geometric programming., , , and . ICCAD, page 470-475. IEEE Computer Society, (2007)A compact stacked-device output driver in low-voltage CMOS Technology., and . ISCAS, page 1624-1627. IEEE, (2014)