( en | de | ru )

 

Disambiguation of "Sundaresan, Vijay"

Author of the publication

copydeleteadd this publication to your clipboard
Reduced Complementary Dynamic and Differential Logic: A CMOS Logic Style for DPA-Resistant Secure IC Design.

, , and . VLSI Design, page 699-705. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Aravind Sundaresan

Balakumar Vijayakrishnan

Vijay Divi

Vijay Singh

Preethi Vijayaraj

 

Other publications of authors with the same name

A Lock Contention Classifier Based on Java Lock Contention Anti-Patterns., , , , , and . ICMLA, page 1106-1113. IEEE, (2023)Cache line reservation: exploring a scheme for cache-friendly object allocation., , , , and . CASCON, page 247-260. ACM, (2009)Automatically Reducing Repetitive Synchronization with a Just-in-Time Compiler for Java., and . CGO, page 27-36. IEEE Computer Society, (2005)A Novel Approach to Performance-Oriented Datapath Allocation and Floorplanning., and . ISVLSI, page 323-328. IEEE Computer Society, (2006)Exploitation of multicore systems in a Java virtual machine., , , and . IBM J. Res. Dev., 54 (5): 1 (2010)6th Workshop on Advances in Open Runtimes and Cloud Performance Technologies., and . CASCON, page 222. ACM, (2022)Developing scalable Java applications., , and . CASCON, page 416-417. ACM, (2010)Mining Annotation Usage Rules: A Case Study with MicroProfile., , , , , and . ICSME, page 553-562. IEEE, (2022)Reduced Complementary Dynamic and Differential Logic: A CMOS Logic Style for DPA-Resistant Secure IC Design., , and . VLSI Design, page 699-705. IEEE Computer Society, (2008)5th workshop on advances in open runtimes and cloud performance technologies., and . CASCON, page 279. ACM, (2021)