Author of the publication

Reduced Complementary Dynamic and Differential Logic: A CMOS Logic Style for DPA-Resistant Secure IC Design.

, , and . VLSI Design, page 699-705. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Topology synthesis of analog circuits based on adaptively generated building blocks., and . DAC, page 44-49. ACM, (2008)An efficient algorithm for finding empty space for online FPGA placement., and . DAC, page 960-965. ACM, (2004)Logic Encryption for Resource Constrained Designs., and . IEEE Access, (2021)Dynamic Characteristics of Power Gating During Mode Transition., , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (2): 237-249 (2011)Theorem Proving Guided Development of Formal Assertions in a Resource-Constrained Scheduler for High-Level Synthesis., , , , and . Formal Methods Syst. Des., 19 (3): 237-273 (2001)Mitigating information leakage during critical communication using S*FSM., and . IET Comput. Digit. Tech., 13 (4): 292-301 (2019)A State Machine Encoding Methodology Against Power Analysis Attacks., , and . J. Electron. Test., 35 (5): 621-639 (2019)Finite state machine verification on MIMD machines., and . EURO-DAC, page 514-520. IEEE Computer Society Press, (1992)Throughput Optimization with Design Space Exploration During Partitioning for Multi-FPGA Architectures., and . FPGA, page 253. ACM, (1999)Adaptive Sampling and Modeling of Analog Circuit Performance Parameters., , and . VLSI-SOC, page 142-. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)