( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
False-Noise Analysis using Logic Implications.

, , , , , и . ICCAD, стр. 515-. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Radostin Gavrilov

Gavril Gavrilov

Sergey Leontyev

Sergey Tselmin

Sergey Rosbakh

 

Другие публикации лиц с тем же именем

Calculation of stress probability for NBTI-aware timing analysis., , и . ISQED, стр. 714-718. IEEE Computer Society, (2009)Differential clock cross-point correction method for pipeline ADCs., , , и . EWDTS, стр. 1-3. IEEE Computer Society, (2016)A timing methodology considering within-die clock skew variations., , , , , и . SoCC, стр. 351-356. IEEE, (2008)Library-less synthesis for static CMOS combinational logic circuits., , , , , , , и . ICCAD, стр. 658-662. IEEE Computer Society / ACM, (1997)False-noise analysis using logic implications., , , и . ACM Trans. Design Autom. Electr. Syst., 7 (3): 474-498 (2002)Application of Information Technology: Clinical Case Registries: Simultaneous Local and National Disease Registries for Population Quality Management., , , , , , и . JAMIA, 16 (6): 775-783 (2009)Multi-interval static timing analysis accounting logic compatibility., , , и . EWDTS, стр. 1-4. IEEE Computer Society, (2016)False-Noise Analysis for Domino Circuits., , , , , и . DATE, стр. 784-789. IEEE Computer Society, (2004)Delay noise pessimism reduction by logic correlations., , , , , , и . ICCAD, стр. 160-167. IEEE Computer Society / ACM, (2004)SOI Transistor Model for Fast Transient Simulation., , , , , , , , , и . ICCAD, стр. 120128. IEEE Computer Society / ACM, (2003)