( en | de | ru )

 

Disambiguation of "Sengupta, Indranil"

Author of the publication

copydeleteadd this publication to your clipboard
Fault Coverage Enhancement via Weighted Random Pattern Generation in BIST Using a DNN-Driven-PSO Approach.

, , , , , and . ICIT, page 228-233. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Suprasanna Sengupta

Indranil Roy

Indranil Chatterjee

Indranil Chatterjee

Indranil Ganguli

 

Other publications of authors with the same name

Feed-Forward learning algorithm for resistive memories., , , , , and . J. Syst. Archit., (2022)A secure verifiable key agreement protocol for mobile conferencing., , and . COMSWARE, page 219-222. IEEE, (2008)An effective group-based key establishment scheme for large-scale wireless sensor networks using bivariate polynomials., and . COMSWARE, page 9-16. IEEE, (2008)An Analysis of Fault Diagnosis Approaches in Memristor Crossbar Array., , and . iSES, page 242-247. IEEE, (2023)Mapping of Boolean Logic Functions onto 3D Memristor Crossbar., , , , and . VLSID, page 500-501. IEEE, (2019)Easily-Verifiable Design of Non-Scan Sequential Machines for Conformance Checking., , , , and . VLSID, page 246-251. IEEE, (2022)An ASIC for Cellular Automata Based Message Authentication., , and . VLSI Design, page 538-. IEEE Computer Society, (2000)Reversible logic implementation of AES algorithm., , , and . DTIS, page 140-144. IEEE, (2013)Particle Swarm Optimization Based BIST Design for Memory Cores in Mesh Based Network-on-Chip., , , and . VDAT, volume 7373 of Lecture Notes in Computer Science, page 343-349. Springer, (2012)Area efficient implementation of ripple carry adder using memristor crossbar arrays., , , , and . IDT, page 142-147. IEEE, (2016)