( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An Add-On Type Real-Time Jitter Tolerance Enhancer for Digital Communication Receivers.

, , , , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (3): 1092-1103 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Song Song

Song Song

Song-Hak Song-Schreff

Song Gao

Peng Song

 

Другие публикации лиц с тем же именем

An 11.2-Gb/s LVDS Receiver With a Wide Input Range Comparator., , , и . IEEE Trans. Very Large Scale Integr. Syst., 22 (10): 2156-2163 (2014)A 1-V 10-Gb/s/pin Single-Ended Transceiver With Controllable Active-Inductor-Based Driver and Adaptively Calibrated Cascaded-Equalizer for Post-LPDDR4 Interfaces., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (1): 331-342 (2018)A 2-Gb/s/ch Data-Dependent Swing-Limited On-Chip Signaling for Single-Ended Global I/O in SDRAM., , и . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (10): 1207-1211 (2017)A 7.5-Gb/s Referenceless Transceiver With Adaptive Equalization and Bandwidth-Shifting Technique for Ultrahigh-Definition Television in a 0.13- µm CMOS Process., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (11): 865-869 (2014)A 32-Gb/s Dual-Mode Transceiver With One-Tap FIR and Two-Tap IIR RX Only Equalization in 65-nm CMOS Technology., , и . IEEE Trans. Very Large Scale Integr. Syst., 29 (8): 1567-1574 (2021)A 7.5Gb/s referenceless transceiver for UHDTV with adaptive equalization and bandwidth scanning technique in 0.13µm CMOS process., , , , и . ASP-DAC, стр. 89-90. IEEE, (2013)A 32 Gb/s Rx only equalization transceiver with 1-tap speculative FIR and 2-tap direct IIR DFE., , , и . VLSI Circuits, стр. 1-2. IEEE, (2016)A 1.62 Gb/s-2.7 Gb/s Referenceless Transceiver for DisplayPort v1.1a With Weighted Phase and Frequency Detection., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (2): 268-278 (2013)25.3 A 1.35V 5.0Gb/s/pin GDDR5M with 5.4mW standby power and an error-adaptive duty-cycle corrector., , , , , , , , , и 13 other автор(ы). ISSCC, стр. 434-435. IEEE, (2014)High-Bandwidth Memory Interface, , и . Springer Briefs in Electrical and Computer Engineering Springer, (2014)