( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Learning to Schedule Halide Pipelines for the GPU.

, , , , и . CoRR, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Karl Adams

Margarete Adams

Erich Adams

Karl Adams

Harry Adams

 

Другие публикации лиц с тем же именем

Corrections to Ä 10/20/30/40 MHz Feed-Forward FIR DAC Continuous-Time ΔΣ ADC With Robust Blocker Performance for Radio Receivers"., , , и . IEEE J. Solid State Circuits, 52 (9): 2515 (2017)A 10/20/30/40 MHz feed-forward FIR DAC continuous-time ΔΣ ADC with robust blocker performance for radio receivers., , , и . VLSIC, стр. 262-. IEEE, (2015)Fast Instruction Selection for Fast Digital Signal Processing., , , , , и . ASPLOS (4), стр. 125-137. ACM, (2023)Partial Dynamic Element Matching Technique for Digital-to-Analog Converters Used for Digital Harmonic-Cancelling Sine-Wave Synthesis., , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (2): 296-309 (2017)Fast median filters using separable sorting networks.. ACM Trans. Graph., 40 (4): 70:1-70:11 (2021)Veiling glare in high dynamic range imaging., , , и . ACM Trans. Graph., 26 (3): 37 (2007)Multi-exposure imaging on mobile devices., , , и . ACM Multimedia, стр. 823-826. ACM, (2010)Vector instruction selection for digital signal processors using program synthesis., , , , и . ASPLOS, стр. 1004-1016. ACM, (2022)General Linear Cameras with Finite Aperture., и . Rendering Techniques, стр. 121-126. Eurographics Association, (2007)Design of a digital harmonic-cancelling sine-wave synthesizer with 100 MHz output frequency, 43.5 dB SFDR, and 2.26 mW power., , , , и . ISCAS, стр. 3052-3055. IEEE, (2015)