Author of the publication

TAPA: A Scalable Task-Parallel Dataflow Programming Framework for Modern FPGAs with Co-Optimization of HLS and Physical Design.

, , , , , , , , , , , and . CoRR, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

TAPA: A Scalable Task-parallel Dataflow Programming Framework for Modern FPGAs with Co-optimization of HLS and Physical Design., , , , , , , , , and 2 other author(s). ACM Trans. Reconfigurable Technol. Syst., 16 (4): 63:1-63:31 (December 2023)AutoBridge: Coupling Coarse-Grained Floorplanning and Pipelining for High-Frequency HLS Design on Multi-Die FPGAs., , , , , , , and . FPGA, page 81-92. ACM, (2021)RapidStream: Parallel Physical Implementation of FPGA HLS Designs., , , , , , , , , and . FPGA, page 1-12. ACM, (2022)Democratizing Domain-Specific Computing., , , , and . CoRR, (2022)High-Throughput Lossless Compression on Tightly Coupled CPU-FPGA Platforms., , , , , and . FCCM, page 37-44. IEEE Computer Society, (2018)TAPA: A Scalable Task-Parallel Dataflow Programming Framework for Modern FPGAs with Co-Optimization of HLS and Physical Design., , , , , , , , , and 2 other author(s). CoRR, (2022)High-Throughput Lossless Compression on Tightly Coupled CPU-FPGA Platforms: (Abstract Only)., , , , , , and . FPGA, page 291. ACM, (2018)TopSort: A High-Performance Two-Phase Sorting Accelerator Optimized on HBM-Based FPGAs., , , , and . IEEE Trans. Emerg. Top. Comput., 11 (2): 404-419 (April 2023)Democratizing Domain-Specific Computing., , , , and . Commun. ACM, 66 (1): 74-85 (2023)FANS: FPGA-Accelerated Near-Storage Sorting., , , , and . FCCM, page 106-114. IEEE, (2021)