Author of the publication

IIRC: Incremental Implicitly-Refined Classification.

, , , and . CVPR, page 11038-11047. Computer Vision Foundation / IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

3D Adapted Random Forest Vision (3DARFV) for Untangling Heterogeneous-Fabric Exceeding Deep Learning Semantic Segmentation Efficiency at the Utmost Accuracy., , , , , , , , and . CoRR, (2022)A Reusable UVM-SystemC Verification Environment for Simulation, Hardware Emulation, and FPGA Prototyping: Case Studies., , , and . ICM, page 38-41. IEEE, (2022)RVNoC: A Framework for Generating RISC-V NoC-Based MPSoC., , , , , , , and . PDP, page 617-621. IEEE Computer Society, (2018)A Configurable RISC-V for NoC-Based MPSoCs: A Framework for Hardware Emulation., , , , and . NoCArc@MICRO, page 1-6. IEEE Computer Society, (2018)Using Path Planning Algorithms and Digital Twin Simulators to Collect Synthetic Training Dataset for Drone Autonomous Navigation., , , , , , , , and . ICECS, page 1-6. IEEE, (2021)A novel approach for functional verification of memory protocol standard., , , , , , and . IDT, page 1-3. IEEE, (2013)An Automated Flow for Configuration and Generation of CNN based AI accelerators for HW Emulation & FPGA Prototyping., , , , , and . ICECS, page 1-7. IEEE, (2021)A novel digital loop filter architecture for bang-bang ADPLL., , , , , , , and . SoCC, page 45-50. IEEE, (2012)A novel digital loop filter architecture for bang-bang ADPLL., , , , , , , and . SoCC, page 45-50. IEEE, (2012)Virtual Electronic Control Unit as a Functional Mockup Unit for Heterogeneous Systems., , , and . ISCAS, page 1-5. IEEE, (2018)