( en | de | ru )

 

Disambiguation of "Stan, Mircea R."

Author of the publication

copydeleteadd this publication to your clipboard
Impact of 3-D Integration on Thermal Performance of RISC-V MemPool Multicore SOC.

, , , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (12): 1896-1904 (December 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mircea R ducanu

Mircea R ducanu

Constantin Stan

Cornel Stan

Johann Stan

 

Other publications of authors with the same name

Walking Pads: Managing C4 Placement for Transient Voltage Noise Minimization., , , , and . DAC, page 126:1-126:6. ACM, (2014)Stacking SRAM banks for ultra low power standby mode operation., , and . DAC, page 699-704. ACM, (2010)Low Power Design for ASIC Cores., , , and . VLSI Design, 12 (3): 317-331 (2001)Large-signal two-terminal device model for nanoelectronic circuit analysis., , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (11): 1201-1208 (2004)Interconnect Lifetime Prediction for Reliability-Aware Systems., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (2): 159-172 (2007)FlashPower: A detailed power model for NAND flash memory., , and . DATE, page 502-507. IEEE Computer Society, (2010)Improving SRAM Vmin and yield by using variation-aware BTI stress., , , , , and . CICC, page 1-4. IEEE, (2010)A Case for Thermal-Aware Floorplanning at the Microarchitectural Level., , , and . J. Instruction-Level Parallelism, (2005)Low-power encodings for global communication in CMOS VLSI., and . IEEE Trans. Very Large Scale Integr. Syst., 5 (4): 444-455 (1997)Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (6): 2335-2344 (2016)