( en | de | ru )

 

Disambiguation of "Xie, Yuan"

Author of the publication

copydeleteadd this publication to your clipboard
DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads.

, , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (8): 1586-1599 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jian Xie

Yangpei Xie

Mingliang Xie

Qian Xie

Zhenwei Xie

 

Other publications of authors with the same name

Emerging Memory Technologies., and . IEEE Micro, 39 (1): 6-7 (2019)Poq: Projection-based Runtime Assertions for Debugging on a Quantum Computer., , , , , and . CoRR, (2019)A TV-l1 based nonrigid image registration by coupling parametric and non-parametric transformation., , , and . Int. J. Autom. Comput., 12 (5): 467-481 (2015)Twisted states in nonlocally coupled phase oscillators with bimodal frequency distribution., , , , and . Commun. Nonlinear Sci. Numer. Simul., (2019)Scanning the Issue., , , , , , , , , and 9 other author(s). Proc. IEEE, 108 (4): 483-484 (2020)GraphIA: an in-situ accelerator for large-scale graph processing., , , , and . MEMSYS, page 79-84. ACM, (2018)Underdetermined blind separation of source using lp-norm diversity measures., , and . Neurocomputing, (2020)Facial Landmark Machines: A Backbone-Branches Architecture with Progressive Representation Learning., , , , , and . CoRR, (2018)Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (9): 1335-1346 (2013)GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing., , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (4): 640-653 (2019)