( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Modeling FinFET metal gate stack resistance for 14nm node and beyond.

, , , , , , , , и . ICICDT, стр. 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Piet Jonas

Piet Engelke

Piet Meerendonk

Piet Hensel

Piet Hensel

 

Другие публикации лиц с тем же именем

Flicker noise upconversion mechanisms in K-band CMOS VCOs., , , и . A-SSCC, стр. 1-4. IEEE, (2015)Advanced Planar Bulk and Multigate CMOS Technology: Analog-Circuit Benchmarking up to mm-Wave Frequencies., , , , , , , , , и 5 other автор(ы). ISSCC, стр. 528-529. IEEE, (2008)Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients., , , , , , и . DAC, стр. 399-404. ACM, (2002)A plug-and-play wideband RF circuit ESD protection methodology: T-diodes., , , , , , , , , и . Microelectron. Reliab., 49 (12): 1440-1446 (2009)Ultra-wideband channel model for communication around the human body., , , , , и . IEEE J. Sel. Areas Commun., 24 (4): 927-933 (2006)A 4.1-mW 3.5-GS/s 6-Bit Time-Interleaved ADC in 40-nm CMOS., , , и . IEEE Trans. Circuits Syst. II Express Briefs, 61-II (7): 466-470 (2014)Analysis and Design of a CMOS Ultra-High-Speed Burst Mode Imager with In-Situ Storage Topology Featuring In-Pixel CDS Amplification., , , , , , , и . Sensors, 18 (11): 3683 (2018)A 400 μW 4.7-to-6.4GHz VCO under an Above-IC Inductor in 45nm CMOS., , , , и . ISSCC, стр. 536-537. IEEE, (2008)Digital ground bounce reduction by supply current shaping and clock frequency Modulation., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (1): 65-76 (2005)Modeling FinFET metal gate stack resistance for 14nm node and beyond., , , , , , , , и . ICICDT, стр. 1-4. IEEE, (2015)