( en | de | ru )

 

Disambiguation of "Kibune, Masaya"

Author of the publication

copydeleteadd this publication to your clipboard
22.2 A 25Gb/s hybrid integrated silicon photonic transceiver in 28nm CMOS and SOI.

, , , , , , , , , , , , , , , , and . ISSCC, page 1-3. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Kibune, Masaya
add a person with the name Kibune, Masaya
 

Other publications of authors with the same name

A Reference-Less Single-Loop Half-Rate Binary CDR., , , and . IEEE J. Solid State Circuits, 50 (9): 2037-2047 (2015)A 5Gb/s adaptive DFE for 2x blind ADC-based CDR in 65nm CMOS., , , and . ISSCC, page 436-438. IEEE, (2011)Split Capacitor DAC Mismatch Calibration in Successive Approximation ADC., , , , , , , , , and 2 other author(s). IEICE Trans. Electron., 93-C (3): 295-302 (2010)A 3 Watt 39.8-44.6 Gb/s Dual-Mode SFI5.2 SerDes Chip Set in 65 nm CMOS., , , , , , , , , and 13 other author(s). IEEE J. Solid State Circuits, 45 (10): 2016-2029 (2010)A 20Gb/s Bidirectional Transceiver Using a Resistor-Transconductor Hybrid., , , , , and . ISSCC, page 2102-2111. IEEE, (2006)A combined anti-aliasing filter and 2-tap FFE in 65-nm CMOS for 2× blind 2-;10 Gb/s ADC-based receivers., , , , , and . CICC, page 1-4. IEEE, (2010)Split capacitor DAC mismatch calibration in successive approximation ADC., , , , , , , , , and 2 other author(s). CICC, page 279-282. IEEE, (2009)A fractional-sampling-rate ADC-based CDR with feedforward architecture in 65nm CMOS., , , , , , and . ISSCC, page 166-167. IEEE, (2010)22.2 A 25Gb/s hybrid integrated silicon photonic transceiver in 28nm CMOS and SOI., , , , , , , , , and 7 other author(s). ISSCC, page 1-3. IEEE, (2015)An Adaptation Engine for a 2x Blind ADC-Based CDR in 65 nm CMOS., , , and . IEEE J. Solid State Circuits, 46 (12): 3140-3149 (2011)