( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
On estimation of NBTI-Induced delay degradation.

, , , , , и . European Test Symposium, стр. 107-111. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Seiji Miyashiro

Seiji Osawa

 

Другие публикации лиц с тем же именем

A novel capture-safety checking method for multi-clock designs and accuracy evaluation with delay capture circuits., , , , , , , и . VTS, стр. 197-202. IEEE Computer Society, (2012)Path delay test compaction with process variation tolerance., , , , , и . DAC, стр. 845-850. ACM, (2005)LCTI-SS: Low-Clock-Tree-Impact Scan Segmentation for Avoiding Shift Timing Failures in Scan Testing., , , , , и . IEEE Des. Test, 30 (4): 60-70 (2013)Partial scan design and test sequence generation based on reduced scan shift method., , и . J. Electron. Test., 7 (1-2): 115-124 (1995)Acceleration Techniques of Multiple Fault Test Generation Using Vector Pair Analysis., , , и . IEICE Trans. Inf. Syst., 78-D (7): 811-816 (1995)A Statistical Quality Model for Delay Testing., , , , и . IEICE Trans. Electron., 89-C (3): 349-355 (2006)Don't Care Identification and Statistical Encoding for Test Data Compression., , , , и . IEICE Trans. Inf. Syst., 87-D (3): 544-550 (2004)Special Section on Test and Verification of VLSIs., и . IEICE Trans. Inf. Syst., 91-D (3): 640-641 (2008)On Design for IDDQ-Based Diagnosability of CMOS Circuits Using Multiple Power Supplies., , , , и . IEICE Trans. Inf. Syst., 88-D (4): 703-710 (2005)Evaluation of Delay Testing Based on Path Selection., , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 86-A (12): 3208-3210 (2003)