Author of the publication

Reducing leakage in a high-performance deep-submicron instruction cache.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 9 (1): 77-89 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Programming Approach for Fuzzy Model-Based Multiobjective Control Systems., , and . Int. J. Uncertain. Fuzziness Knowl. Based Syst., 7 (4): 293-300 (1999)Reducing leakage in a high-performance deep-submicron instruction cache., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 9 (1): 77-89 (2001)Session 3 overview: Processors., and . ISSCC, page 44-45. IEEE, (2013)A 1.6 GHz quad-core application processor manufactured in 32 nm high-k metal gate process for smart mobile devices., , , and . IEEE Communications Magazine, 51 (4): 94-98 (2013)A 32nm high-k metal gate application processor with GHz multi-core CPU., , , , , , , , , and 10 other author(s). ISSCC, page 214-216. IEEE, (2012)An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches., , , , and . HPCA, page 147-157. IEEE Computer Society, (2001)Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, , , , and . ISLPED, page 90-95. ACM, (2000)Near-Optimal Precharging in High-Performance Nanoscale CMOS Caches., and . MICRO, page 67-80. IEEE Computer Society, (2003)F3: Adaptive design techniques for energy efficiency., , , , , and . ISSCC, page 514-515. IEEE, (2014)Session 10 overview: High-performance digital: High performance digital subcommittee., and . ISSCC, page 176-177. IEEE, (2012)