Author of the publication

A 12-bit 10GS/s 16-Channel Time-Interleaved ADC with a Digital Processing Timing-Skew Background Calibration in 5nm FinFET.

, , , , , , , , , , and . VLSI Technology and Circuits, page 172-173. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An 8-Bit 1-GS/s Asynchronous Loop-Unrolled SAR-Flash ADC With Complementary Dynamic Amplifiers in 28-nm CMOS., , , , , and . IEEE J. Solid State Circuits, 56 (4): 1216-1226 (2021)A 10b 120MS/s 45nm CMOS ADC using A re-configurable three-stage switched op-amp., , , , , , , , and . CICC, page 1-4. IEEE, (2010)A 9.43-ENOB 160MS/s 1.2V 65nm CMOS ADC based on multi-stage amplifiers., , , , , , , , , and 1 other author(s). CICC, page 271-274. IEEE, (2009)A 9.1-ENOB 6-mW 10-Bit 500-MS/s Pipelined-SAR ADC With Current-Mode Residue Processing in 28-nm CMOS., , , , , and . IEEE J. Solid State Circuits, 54 (9): 2532-2542 (2019)A 12-bit 10GS/s 16-Channel Time-Interleaved ADC with a Digital Processing Timing-Skew Background Calibration in 5nm FinFET., , , , , , , , , and 1 other author(s). VLSI Technology and Circuits, page 172-173. IEEE, (2022)An 8b 1GS/s 2.55mW SAR-Flash ADC with Complementary Dynamic Amplifiers., , , , , and . VLSI Circuits, page 1-2. IEEE, (2020)A 65nm CMOS 1.2V 12b 30MS/s ADC with capacitive reference scaling., , , , and . CICC, page 165-168. IEEE, (2008)A 28-nm CMOS 12-Bit 250-MS/s Voltage-Current-Time Domain 3-Stage Pipelined ADC., , , and . IEEE Trans. Circuits Syst., 67-II (12): 2843-2847 (2020)A Dual-Channel 6b 1GS/s 0.18um CMOS ADC for Ultra Wide-Band Communication Systems., , , , , , , and . APCCAS, page 339-342. IEEE, (2006)