Author of the publication

ElastIC: An Adaptive Self-Healing Architecture for Unpredictable Silicon.

, , and . IEEE Des. Test Comput., 23 (6): 484-490 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Extended dynamic voltage scaling for low power design., , , and . SoCC, page 389-394. IEEE, (2004)CAS-FEST 2010: Mitigating Variability in Near-Threshold Computing., , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (1): 42-49 (2011)Robust Clock Network Design Methodology for Ultra-Low Voltage Operations., , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 1 (2): 120-130 (2011)Simultaneous extraction of effective gate length and low-field mobility in non-uniform devices., , and . ISQED, page 158-162. IEEE, (2010)A Low Ripple Switched-Capacitor Voltage Regulator Using Flying Capacitance Dithering., , , , and . IEEE J. Solid State Circuits, 51 (4): 919-929 (2016)Introduction to the January Special Issue on the 2016 IEEE International Solid-State Circuits Conference., , , , and . IEEE J. Solid State Circuits, 52 (1): 3-7 (2017)A 28 nm Configurable Memory (TCAM/BCAM/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory., , , and . IEEE J. Solid State Circuits, 51 (4): 1009-1021 (2016)Victim Alignment in Crosstalk-Aware Timing Analysis., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (2): 261-274 (2010)Centip3De: A 64-Core, 3D Stacked Near-Threshold System., , , , , , , , , and 5 other author(s). IEEE Micro, 33 (2): 8-16 (2013)A 1.85fW/bit ultra low leakage 10T SRAM with speed compensation scheme., , , , , and . ISCAS, page 69-72. IEEE, (2011)