Author of the publication

Efficient Approach to Failure Response of Process Module in Dual-Arm Cluster Tools With Wafer Residency Time Constraints.

, , , , , and . IEEE Trans. Syst. Man Cybern. Syst., 51 (3): 1612-1629 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Robust Loss Inference in the Presence of Noisy Measurements and Hidden Fault Diagnosis., , , and . IEEE/ACM Trans. Netw., 28 (1): 43-56 (2020)Using MTD and SDN-based Honeypots to Defend DDoS Attacks in IoT., , , and . ComComAP, page 392-395. IEEE, (2019)Response Policies to Process Module Failure in Single-Arm Cluster Tools Subject to Wafer Residency Time Constraints., , , and . IEEE Trans Autom. Sci. Eng., 12 (3): 1125-1139 (2015)Real-Time Scheduling of Single-Arm Cluster Tools Subject to Residency Time Constraints and Bounded Activity Time Variation., , and . IEEE Trans Autom. Sci. Eng., 9 (3): 564-577 (2012)'Technology foresight towards 2020 in China': the practice and its impacts., , , and . Technol. Anal. Strateg. Manag., 20 (3): 287-307 (2008)An Improved MCB Localization Algorithm Based on Received Signal Strength Indicator., , , and . PDCAT, page 421-426. IEEE, (2019)Industrial Internet: A Survey on the Enabling Technologies, Applications, and Challenges., , , , , and . IEEE Commun. Surv. Tutorials, 19 (3): 1504-1526 (2017)Petri Net Modeling and Scheduling of a Close-Down Process for Time-Constrained Single-Arm Cluster Tools., , , and . IEEE Trans. Syst. Man Cybern. Syst., 48 (3): 389-400 (2018)Closing-Down Optimization for Single-Arm Cluster Tools Subject to Wafer Residency Time Constraints., , , , and . IEEE Trans. Syst. Man Cybern. Syst., 51 (11): 6792-6807 (2021)Efficient Approach to Failure Response of Process Module in Dual-Arm Cluster Tools With Wafer Residency Time Constraints., , , , , and . IEEE Trans. Syst. Man Cybern. Syst., 51 (3): 1612-1629 (2021)