Author of the publication

XTENSTORE: Fast Shielded In-memory Key-Value Store on a Hybrid x86-FPGA System.

, , , , , , and . DATE, page 560-563. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A metadata-driven approach to efficiently detect code-reuse attacks on ARM multiprocessors., , and . J. Supercomput., 77 (7): 7287-7314 (2021)Optimizing Hardware Resource Utilization for Accelerating the NTRU-KEM Algorithm., , , , and . Comput., 12 (12): 259 (December 2023)Accelerating N-Bit Operations over TFHE on Commodity CPU-FPGA., , , and . ICCAD, page 98:1-98:9. ACM, (2022)Design of a Generic Security Interface for RISC-V Processors and its Applications., , , , and . ISOCC, page 40-41. IEEE, (2018)ActiMon: Unified JOP and ROP Detection With Active Function Lists on an SoC FPGA., , , and . IEEE Access, (2019)MeetGo: A Trusted Execution Environment for Remote Applications on FPGA., , , , and . IEEE Access, (2021)XTENSTORE: Fast Shielded In-memory Key-Value Store on a Hybrid x86-FPGA System., , , , , , and . DATE, page 560-563. IEEE, (2022)Area-Efficient Accelerator for the Full NTRU-KEM Algorithm., , , , , and . ICCSA (Workshops 3), volume 14106 of Lecture Notes in Computer Science, page 186-201. Springer, (2023)TRUSTORE: Side-Channel Resistant Storage for SGX using Intel Hybrid CPU-FPGA., , , , and . CCS, page 1903-1918. ACM, (2020)Real-Time Anomalous Branch Behavior Inference with a GPU-inspired Engine for Machine Learning Models., , , , , and . DATE, page 908-913. IEEE, (2019)