Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.

Y. Lin, Z. Jiang, J. Gu, W. Li, S. Dhar, H. Ren, B. Khailany, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (4): 748-761 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Li Li

Other publications of authors with the same name

DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.Y. Lin, S. Dhar, W. Li, H. Ren, B. Khailany, and D. Pan. DAC, page 117. ACM, (2019)DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.Y. Lin, Z. Jiang, J. Gu, W. Li, S. Dhar, H. Ren, B. Khailany, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (4): 748-761 (2021)A New Paradigm for FPGA Placement Without Explicit Packing.W. Li, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (11): 2113-2126 (2019)UTPlaceF 3.0: A parallelization framework for modern FPGA global placement: (Invited paper).W. Li, M. Li, J. Wang, and D. Pan. ICCAD, page 922-928. IEEE, (2017)Systolic Array Placement on FPGAs.H. Hu, D. Fang, W. Li, B. Yuan, and J. Hu. ICCAD, page 1-9. IEEE, (2023)FLOPS: EFficient On-Chip Learning for OPtical Neural Networks Through Stochastic Zeroth-Order Optimization.J. Gu, Z. Zhao, C. Feng, W. Li, R. Chen, and D. Pan. DAC, page 1-6. IEEE, (2020)UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine.W. Li, Y. Lin, M. Li, S. Dhar, and D. Pan. ACM Trans. Design Autom. Electr. Syst., 23 (4): 42:1-42:23 (2018)elfPlace: Electrostatics-Based Placement for Large-Scale Heterogeneous FPGAs.Y. Meng, W. Li, Y. Lin, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (1): 155-168 (2022)ABCDPlace: Accelerated Batch-Based Concurrent Detailed Placement on Multithreaded CPUs and GPUs.Y. Lin, W. Li, J. Gu, H. Ren, B. Khailany, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (12): 5083-5096 (2020)elfPlace: Electrostatics-based Placement for Large-Scale Heterogeneous FPGAs.W. Li, Y. Lin, and D. Pan. ICCAD, page 1-8. ACM, (2019)

BibSonomy

Disambiguation of "Li, Wuxi"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.

Please choose a person to relate this publication to

Li Li

Li Li

Li Li

Li Li

Li Li

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Li, Wuxi"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.

Please choose a person to relate this publication to

Li Li

Li Li

Li Li

Li Li

Li Li

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement.