Author of the publication

On the Feasibility of Parser-based Log Compression in Large-Scale Cloud Systems.

, , , , , , , and . FAST, page 249-262. USENIX Association, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Ultra-Low Power Read-Decoupled SRAMs with Ultra-Low Write-Bitline Voltage Swing., , and . Circuits Syst. Signal Process., 33 (10): 3317-3329 (2014)Double cell upsets mitigation through triple modular redundancy., , , , , and . Microelectron. J., (2020)A learning scheme by sparse grids and Picard approximations for semilinear parabolic PDEs., , , and . CoRR, (2021)A Methodology for Identifying Critical Sequential Circuits with Graph Convolutional Networks., , , and . ISVLSI, page 20-25. IEEE, (2022)Machine Learning Approach for Accelerating Simulation-based Fault Injection., , , , , and . NorCAS, page 1-6. IEEE, (2021)Adaptive Lock-Step System for Resilient Multiprocessing Architectures., , , , and . NorCAS, page 1-6. IEEE, (2023)Hardware Accelerator Design with Supervised Machine Learning for Solar Particle Event Prediction., , , , and . DFT, page 1-6. IEEE, (2020)Design of SRAM-Based Low-Cost SEU Monitor for Self-Adaptive Multiprocessing Systems., , , , , and . DSD, page 514-521. IEEE, (2019)Lump and line soliton pairs to a (2+1)-dimensional integrable Kadomtsev-Petviashvili equation., , and . Comput. Math. Appl., 76 (5): 1130-1138 (2018)A low-power dual-rail inputs write method for bit-interleaved memory cells., , , and . ISCAS, page 325-328. IEEE, (2011)