Author of the publication

Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite.

, , and . ACM Southeast Regional Conference, page 267-272. ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 1GHz Direct Digital Frequency Synthesizer Based on the Quasi-Linear Interpolation Method., , and . ISCAS, page 2766-2769. IEEE, (2007)Achieving high performance in bus-based shared-memory multiprocessors.. IEEE Concurrency, 8 (3): 36-44 (2000)An Implementation and Experimental Evaluation of Hardware Accelerated Ciphers in All-Programmable SoCs., , , and . ACM Southeast Regional Conference, page 34-41. ACM, (2017)A real-time program trace compressor utilizing double move-to-front method., and . DAC, page 738-743. ACM, (2009)Hardware-based data value and address trace filtering techniques., and . CASES, page 117-126. ACM, (2010)mcfTRaptor: Toward unobtrusive on-the-fly control-flow tracing in multicores., , and . J. Syst. Archit., 61 (10): 601-614 (2015)Security extensions for integrity and confidentiality in embedded processors., and . Microprocess. Microsystems, 33 (5-6): 398-414 (2009)A Direct Digital Frequency Synthesizer Based on the Quasi-Linear Interpolation Method., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (4): 863-872 (2010)A performance evaluation of cache injection in bus-based shared memory multiprocessors., and . Microprocess. Microsystems, 26 (2): 51-61 (2002)Smartphones for smart wheelchairs., , and . BSN, page 1-6. IEEE, (2013)