Author of the publication

Hardware transactional memory with software-defined conflicts.

, , , , , , , and . ACM Trans. Archit. Code Optim., 8 (4): 31:1-31:20 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Improving the energy efficiency of hardware-assisted watchpoint systems., , , , and . DAC, page 54:1-54:6. ACM, (2013)System-level power estimation tool for embedded processor based platforms., , , , , and . RAPIDO, page 5:1-5:8. ACM, (2014)PaRV: Parallelizing Runtime Detection and Prevention of Concurrency Errors., , , , and . RV, volume 7687 of Lecture Notes in Computer Science, page 42-47. Springer, (2012)Hardware Transactional Memory with Operating System Support, HTMOS., , , and . Euro-Par Workshops, volume 4854 of Lecture Notes in Computer Science, page 8-17. Springer, (2007)The limits of software transactional memory (STM): dissecting Haskell STM applications on a many-core environment., , , , , , and . Conf. Computing Frontiers, page 67-78. ACM, (2008)Novel SRAM bias control circuits for a low power L1 data cache., , , , and . NORCHIP, page 1-6. IEEE, (2012)VPPET: Virtual platform power and energy estimation tool for heterogeneous MPSoC based FPGA platforms., , , , and . PATMOS, page 1-8. IEEE, (2014)Approximating a Multi-Grid Solver., , , and . PMBS@SC, page 97-107. IEEE, (2018)Efficient selective replication of critical code regions for SDC mitigation leveraging redundant multithreading., and . J. Supercomput., 77 (12): 14130-14160 (2021)Profile-guided transaction coalescing - lowering transactional overheads by merging transactions., , , , and . ACM Trans. Archit. Code Optim., 10 (4): 50:1-50:18 (2013)