( en | de | ru )

 

Disambiguation of "Wong, Chak-Kuen"

Author of the publication

copydeleteadd this publication to your clipboard
Fast parallel heuristics for the job shop scheduling problem.

, , and . Comput. Oper. Res., 29 (2): 151-169 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Claudia Kuen

Susanne Kuen

Otto Kuen

Heinrich Kuen

Wieland Kuen

 

Other publications of authors with the same name

Fast parallel heuristics for the job shop scheduling problem., , and . Comput. Oper. Res., 29 (2): 151-169 (2002)On the X-Y Convex Hull of a Set of X-Y Polygons., , , and . BIT, 23 (4): 456-471 (1983)A timing analysis algorithm for circuits with level-sensitive latches., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (5): 535-543 (1996)A Hierarchical Global Wiring Algorithm for Custom Chip Design., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (4): 518-533 (1987)Provably good performance-driven global routing., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 11 (6): 739-752 (1992)A weighted Steiner tree-based global router with simultaneous length and density minimization., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 13 (12): 1461-1469 (1994)Maximizing pin alignment by pin permutations., , and . Integr., 2 (4): 279-307 (1984)Dynamic Memories with Faster Random and Sequential Access., and . IBM J. Res. Dev., 21 (3): 281-287 (1977)Hierarchical Steiner tree construction in uniform orientations., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 11 (9): 1095-1103 (1992)A performance-aimed cell compactor with automatic jogs., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 11 (12): 1495-1507 (1992)