( en | de | ru )

 

Disambiguation of "Hong, Hyejeong"

Author of the publication

copydeleteadd this publication to your clipboard
Total Energy Minimization of Real-Time Tasks in an On-Chip Multiprocessor Using Dynamic Voltage Scaling Efficiency Metric.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (11): 2088-2092 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Moon-Shin Hong

Jung-soo Hong

Youn-Ho Hong

Kang-hun Hong

Xin Hong

 

Other publications of authors with the same name

Lifetime Reliability Enhancement of Microprocessors: Mitigating the Impact of Negative Bias Temperature Instability., , , and . ACM Comput. Surv., 48 (1): 9:1-9:25 (2015)A memory-efficient heterogeneous parallel pattern matching scheme in deep packet inspection., , , , and . IEICE Electron. Express, 7 (5): 377-382 (2010)Acceleration of Deep Packet Inspection Using a Multi-Byte Processing Prefilter., and . IEICE Trans. Commun., 96-B (2): 643-646 (2013)A Hardware-Efficient Pattern Matching Architecture Using Process Element Tree for Deep Packet Inspection., , , , , and . IEICE Trans. Commun., 93-B (9): 2440-2442 (2010)A Pattern Partitioning Algorithm for Memory-Efficient Parallel String Matching in Deep Packet Inspection., , , and . IEICE Trans. Commun., 93-B (6): 1612-1614 (2010)Dynamic thermal management for 3D multicore processors under process variations., , , and . IEICE Electron. Express, 10 (23): 20130800 (2013)Total Energy Minimization of Real-Time Tasks in an On-Chip Multiprocessor Using Dynamic Voltage Scaling Efficiency Metric., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (11): 2088-2092 (2008)A memory-efficient parallel string matching for intrusion detection systems., , , and . IEEE Commun. Lett., 13 (12): 1004-1006 (2009)An Efficient IP Address Lookup Scheme Using Balanced Binary Search with Minimal Entry and Optimal Prefix Vector., , and . IEICE Trans. Commun., 94-B (11): 3128-3131 (2011)Recovery-enhancing task scheduling for multicore processors under NBTI impact., , and . IEICE Electron. Express, 11 (11): 20140324 (2014)