( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Path-Based Pre-Routing Timing Prediction for Modern Very Large-Scale Integration Designs.

, , , , , , , , и . ISQED, стр. 1-6. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Tai Cheng Hsueh

Chun-Tai Lee

Cheng-Chieh Lee

Cheng-San Lee

Cheng-Yung Cheng

 

Другие публикации лиц с тем же именем

A 6-GHz Self-Oscillating Spread-Spectrum Clock Generator., и . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (5): 1264-1273 (2013)A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation., и . ISSCC, стр. 514-515. IEEE, (2008)An all-digital de-skew clock generator for arbitrary wide range delay., , , и . APCCAS, стр. 112-115. IEEE, (2010)Jitter error cancellation technique in digital domain for ADC., и . VLSI-DAT, стр. 1-4. IEEE, (2013)A technique for in-band phase noise reduction in fractional-N frequency synthesizers., и . A-SSCC, стр. 273-276. IEEE, (2016)Generation of random non-overlapping dot patterns for light guides using molecular dynamics simulations with variable r-cut and reflective boundary techniques., , , и . Comput. Phys. Commun., 177 (11): 851-862 (2007)A Single-Channel 1-GS/s 7.48-ENOB Parallel Conversion Pipelined SAR ADC With a Varactor-Based Residue Amplifier., , и . IEEE Trans. Circuits Syst. II Express Briefs, 69 (4): 2021-2025 (2022)Path-Based Pre-Routing Timing Prediction for Modern Very Large-Scale Integration Designs., , , , , , , , и . ISQED, стр. 1-6. IEEE, (2022)A 10 Gbase-LX4 receiver front end transimpedance amplifier and limiting amplifier., , , , и . ISCAS (4), стр. 393-396. IEEE, (2004)A 10-bit 200-MS/s reconfigurable pipelined A/D converter., и . VLSI-DAT, стр. 1-4. IEEE, (2012)