Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

FeFET-Based Logic-in-Memory Supporting SA-Free Write-Back and Fully Dynamic Access With Reduced Bitline Charging Activity and Recycled Bitline Charge.

W. Tang, M. Lee, J. Wu, Y. Xu, Y. Yu, Y. Liu, K. Ni, Y. Wang, H. Yang, V. Narayanan, and X. Li. IEEE Trans. Circuits Syst. I Regul. Pap., 70 (6): 2398-2411 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xavier Lee Lee

Bongsoo Lee

The role of negative regulators in coordination of the Myxococcus xanthus developmental programB. Lee. Uni Marburg, (2009)

Min-Hi Lee

Induction and regulation of antiviral defence mechanisms through intracytoplasmic sensorsM. Lee. HU Berlin, (2009)

Clara Lee

Viktor Lee

Other publications of authors with the same name

GRAPHIC: GatheR-And-Process in Highly parallel with In-SSD Compression Architecture in Very Large-Scale Graph.Y. Chen, G. Dai, M. Zhou, M. Lee, N. Challapalle, G. Yin, Z. Yang, Y. Liu, H. Yang, V. Narayanan and 1 other author(s). CoRR, (2022)SAMBA: Single-ADC Multi-Bit Accumulation Compute-in-Memory Using Nonlinearity- Compensated Fully Parallel Analog Adder Tree.Y. Chen, G. Yin, M. Zhou, W. Tang, Z. Yang, M. Lee, X. Du, J. Yue, J. Liu, H. Yang and 2 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 70 (7): 2762-2773 (July 2023)A 65nm 8b-Activation 8b-Weight SRAM-Based Charge-Domain Computing-in-Memory Macro Using A Fully-Parallel Analog Adder Network and A Single-ADC Interface.G. Yin, M. Zhou, Y. Chen, W. Tang, Z. Yang, M. Lee, X. Du, J. Yue, J. Liu, H. Yang and 2 other author(s). CoRR, (2022)Victor: A Variation-resilient Approach Using Cell-Clustered Charge-domain computing for High-density High-throughput MLC CiM.M. Lee, W. Tang, Y. Chen, J. Wu, H. Zhong, Y. Xu, Y. Liu, H. Yang, V. Narayanan, and X. Li. DAC, page 1-6. IEEE, (2023)FeFET-Based Logic-in-Memory Supporting SA-Free Write-Back and Fully Dynamic Access With Reduced Bitline Charging Activity and Recycled Bitline Charge.W. Tang, M. Lee, J. Wu, Y. Xu, Y. Yu, Y. Liu, K. Ni, Y. Wang, H. Yang, V. Narayanan and 1 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 70 (6): 2398-2411 (2023)FeFET-based low-power bitwise logic-in-memory with direct write-back and data-adaptive dynamic sensing interface.M. Lee, W. Tang, B. Xue, J. Wu, M. Ma, Y. Wang, Y. Liu, D. Fan, V. Narayanan, H. Yang and 1 other author(s). ISLPED, page 127-132. ACM, (2020)FAST: A Fully-Concurrent Access SRAM Topology for High Row-Wise Parallelism Applications Based on Dynamic Shift Operations.Y. Chen, Y. Fu, M. Lee, S. George, Y. Liu, V. Narayanan, H. Yang, and X. Li. IEEE Trans. Circuits Syst. II Express Briefs, 70 (4): 1605-1609 (April 2023)FAST: A Fully-Concurrent Access Technique to All SRAM Rows for Enhanced Speed and Energy Efficiency in Data-Intensive Applications.Y. Chen, Y. Fu, M. Lee, S. George, Y. Liu, V. Narayanan, H. Yang, and X. Li. CoRR, (2022)GRAPHIC: Gather and Process Harmoniously in the Cache With High Parallelism and Flexibility.Y. Chen, M. Lee, G. Dai, M. Zhou, N. Challapalle, T. Wang, Y. Yu, Y. Liu, Y. Wang, H. Yang and 2 other author(s). IEEE Trans. Emerg. Top. Comput., 12 (1): 84-96 (January 2024)Hidden-ROM: A Compute-in-ROM Architecture to Deploy Large-Scale Neural Networks on Chip with Flexible and Scalable Post-Fabrication Task Transfer Capability.Y. Chen, G. Yin, M. Lee, W. Tang, Z. Yang, Y. Liu, H. Yang, and X. Li. ICCAD, page 45:1-45:9. ACM, (2022)

BibSonomy

Disambiguation of "Lee, Mingyen"

Please choose a person to relate this publication to

Xavier Lee Lee

Bongsoo Lee

Min-Hi Lee

Clara Lee

Viktor Lee

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Lee, Mingyen"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML FeFET-Based Logic-in-Memory Supporting SA-Free Write-Back and Fully Dynamic Access With Reduced Bitline Charging Activity and Recycled Bitline Charge.

Please choose a person to relate this publication to

Xavier Lee Lee

Bongsoo Lee

Min-Hi Lee

Clara Lee

Viktor Lee

Other publications of authors with the same name

Disambiguation