Author of the publication

FeFET-Based Logic-in-Memory Supporting SA-Free Write-Back and Fully Dynamic Access With Reduced Bitline Charging Activity and Recycled Bitline Charge.

, , , , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (6): 2398-2411 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Victor: A Variation-resilient Approach Using Cell-Clustered Charge-domain computing for High-density High-throughput MLC CiM., , , , , , , , , and . DAC, page 1-6. IEEE, (2023)Design of Almost-Nonvolatile Embedded DRAM Using Nanoelectromechanical Relay Devices., , , , and . DATE, page 1223-1228. IEEE, (2020)Lowering Latency of Embedded Memory by Exploiting In-Cell Victim Cache Hierarchy Based on Emerging Multi-Level Memory Devices., , , , , , , and . ICCAD, page 1-9. IEEE, (2023)Machine Learning for Electronic Design Automation: A Survey., , , , , , , , , and 6 other author(s). CoRR, (2021)FeFET-Based Logic-in-Memory Supporting SA-Free Write-Back and Fully Dynamic Access With Reduced Bitline Charging Activity and Recycled Bitline Charge., , , , , , , , , and 1 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 70 (6): 2398-2411 (2023)FeFET-based low-power bitwise logic-in-memory with direct write-back and data-adaptive dynamic sensing interface., , , , , , , , , and 1 other author(s). ISLPED, page 127-132. ACM, (2020)Enabling Lower-Power Charge-Domain Nonvolatile In-Memory Computing with Ferroelectric FETs., , , , , , , , and . CoRR, (2021)Exploiting FeFET Switching Stochasticity for Low-Power Reconfigurable Physical Unclonable Function., , , , , , , , , and . ESSCIRC, page 119-122. IEEE, (2021)Adaptive Circuit Approaches to Low-Power Multi-Level/Cell FeFET Memory., , , , , , and . ASP-DAC, page 407-413. IEEE, (2020)Design of 2T/Cell and 3T/Cell Nonvolatile Memories with Emerging Ferroelectric FETs., , , , , , , , , and 1 other author(s). IEEE Des. Test, 36 (3): 39-45 (2019)