( en | de | ru )

 

Disambiguation of "Nowick, Steven M."

Author of the publication

copydeleteadd this publication to your clipboard
Speculative Completion for the Design of High-Performance Asynchronous Dynamic Adders.

, , , and . ASYNC, page 210-. IEEE Computer Society, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Katja Nowick

Wolfgang Nowick

Wolfgang Nowick

Rudi Nowick

Steven Liu

 

Other publications of authors with the same name

Synthesis for Hazard-free Customized CMOS Complex-Gate Networks Under Multiple-Input Changes., , , and . DAC, page 77-82. ACM Press, (1996)An error-correcting unordered code and hardware support for robust asynchronous global communication., and . DATE, page 765-770. IEEE Computer Society, (2010)A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems., , and . DATE, page 332-337. EDA Consortium San Jose, CA, USA / ACM DL, (2013)An Adaptively Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 Gigahertz., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 18 (7): 1043-1056 (2010)Synthesis for logical initializability of synchronous finite-state machines., and . IEEE Trans. Very Large Scale Integr. Syst., 8 (5): 542-557 (2000)A Flexible, Event-Driven Digital Filter With Frequency Response Independent of Input Sample Rate., , , and . IEEE J. Solid State Circuits, 49 (10): 2292-2304 (2014)Guest Editorial., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (6): 662-664 (2003)Exact two-level minimization of hazard-free logic with multiple-input changes., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 14 (8): 986-997 (1995)A delay-insensitive bus-invert code and hardware support for robust asynchronous global communication., and . DATE, page 1370-1375. IEEE, (2011)Asynchronous Datapath with Software-Controlled On-Chip Adaptive Voltage Scaling for Multirate Signal Processing Application., , , , and . ASYNC, page 216-226. IEEE Computer Society, (2003)