( en | de | ru )

 

Disambiguation of "Vijaykrishnan, Narayanan"

Author of the publication

copydeleteadd this publication to your clipboard
Leakage Optimized DECAP Design for FPGAs.

, , , , and . APCCAS, page 960-963. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

P Narayanan

Hermine Narayanan

Vidya Narayanan

Narayanan Radhakrishnan

Narayanan Sundaram

 

Other publications of authors with the same name

Going Vertical: The Future of Electronics.. IEEE Micro, 39 (6): 6-7 (2019)Clone Detection in Sensor Networks with Ad Hoc and Grid Topologies., , , , and . IJDSN, 5 (3): 209-223 (2009)A scalable architecture for multi-class visual object detection., , , , and . FPL, page 1-8. IEEE, (2015)A hardware accelerated multilevel visual classifier for embedded visual-assist systems., , , , and . ICCAD, page 96-100. IEEE, (2014)An integer linear programming-based tool for wireless sensor networks., , , and . J. Parallel Distributed Comput., 65 (3): 247-260 (2005)Managing Leakage Energy in Cache Hierarchies., , , , , , and . J. Instruction-Level Parallelism, (2003)A clock power model to evaluate impact of architectural and technology optimizations., , and . IEEE Trans. Very Large Scale Integr. Syst., 10 (6): 844-855 (2002)Design considerations for databus charge recovery., , , and . IEEE Trans. Very Large Scale Integr. Syst., 9 (1): 104-106 (2001)On the Effects of Process Variation in Network-on-Chip Architectures., , , , , , and . IEEE Trans. Dependable Secur. Comput., 7 (3): 240-254 (2010)Harnessing ferroelectrics for non-volatile memories and logic., , , , , , and . ISQED, page 29-34. IEEE, (2017)