From post

Regularity-Aware Routability-Driven Macro Placement Methodology for Mixed-Size Circuits With Obstacles.

, , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 27 (1): 57-68 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Co-synthesis of floorplanning and powerplanning in 3D ICs for multiple supply voltage designs., , и . DATE, стр. 1339-1344. IEEE, (2018)Placement with symmetry constraints for analog layout design using TCG-S., , , и . ASP-DAC, стр. 1135-1137. ACM Press, (2005)Voltage island-driven floorplanning considering level shifter placement., , , и . ASP-DAC, стр. 443-448. IEEE, (2012)Placement Density Aware Power Switch Planning Methodology for Power Gating Designs., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (5): 766-777 (2015)Generic ILP-based approaches for time-multiplexed FPGA partitioning., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (10): 1266-1274 (2001)Thermal-Aware Floorplanning and TSV-Planning for Mixed-Type Modules in a Fixed-Outline 3-D IC., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 29 (9): 1652-1664 (2021)A Systematic Design Methodology of Asynchronous SAR ADCs., , , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (5): 1835-1848 (2016)Regularity-Aware Routability-Driven Macro Placement Methodology for Mixed-Size Circuits With Obstacles., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 27 (1): 57-68 (2019)Graph matching-based algorithms for array-based FPGA segmentation design and routing., , и . ASP-DAC, стр. 851-854. ACM, (2003)Voltage-Drop Optimization Through Insertion of Extra Stripes to a Power Delivery Network., , , и . ISPD, стр. 35-43. ACM, (2023)