Author of the publication

Implementation of a Robust and Power-Efficient Nonlinear 64-QAM Demapper using In-Memory Computing.

, , , , , and . OFC, page 1-3. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Editorial., , , , and . Microelectron. Reliab., (2016)FinFET-based product performance: Modeling and evaluation of standard cells in FinFET technologies., , and . Microelectron. Reliab., (2016)DeeperThings: Fully Distributed CNN Inference on Resource-Constrained Edge Devices., , , , and . Int. J. Parallel Program., 49 (4): 600-624 (2021)Fault Injection for Test-Driven Development of Robust SoC Firmware., , , and . ACM Trans. Embed. Comput. Syst., 17 (1): 19:1-19:26 (2018)Multicontrol: Advanced Control-Logic Synthesis for Flow-Based Microfluidic Biochips., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2489-2502 (2020)A Multilabel Active Learning Framework for Microcontroller Performance Screening., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (10): 3436-3449 (October 2023)DCSA: Distributed Channel-Storage Architecture for Flow-Based Microfluidic Biochips., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (1): 115-128 (2021)Machine Learning Approaches for Efficient Design Space Exploration of Application-Specific NoCs., , , , , and . ACM Trans. Design Autom. Electr. Syst., 25 (5): 44:1-44:27 (2020)SteppingNet: A Stepping Neural Network with Incremental Accuracy Enhancement., , , , , , and . CoRR, (2022)Design-Phase Buffer Allocation for Post-Silicon Clock Binning by Iterative Learning., , , , and . CoRR, (2017)