( en | de | ru )

 

Disambiguation of "Sze, Cliff C. N."

Author of the publication

copydeleteadd this publication to your clipboard
Techniques for Fast Physical Synthesis.

, , , , , , , , and . Proc. IEEE, 95 (3): 573-599 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Raphaël Clifford

Alice Clifford

Cliff Brackmann

Klonierung und Charakterisierung von hochaffinen Einzelkettenantikörperfragmenten gegen die NS5B-Polymerase des Hepatitis C-Virus. Uni Düsseldorf, (2010)

n n n

Cliff Meesenburg

 

Other publications of authors with the same name

GLARE: global and local wiring aware routability evaluation., , , , , , , , , and . DAC, page 768-773. ACM, (2012)Challenges of cell selection algorithms in industrial high performance microprocessor designs., , and . Integr., (2016)Cell Selection for High-Performance Designs in an Industrial Design Flow., , and . ISPD, page 65-72. ACM, (2016)Mountain-mover: An intuitive logic shifting heuristic for improving timing slack violating paths., , , , and . ASP-DAC, page 350-355. IEEE, (2013)Grid-to-ports clock routing for high performance microprocessor designs., , , and . ISPD, page 21-28. ACM, (2011)ISPD 2010 high performance clock network synthesis contest: benchmark suite and results.. ISPD, page 143. ACM, (2010)Accurate estimation of global buffer delay within a floorplan., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (6): 1140-1145 (2006)Postgrid Clock Routing for High Performance Microprocessor Designs., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (2): 255-259 (2012)Porosity-aware buffered Steiner tree construction., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (4): 517-526 (2004)WRIP: logic restructuring techniques for wirelength-driven incremental placement., , , , and . ACM Great Lakes Symposium on VLSI, page 327-332. ACM, (2012)