Author of the publication

XNOR-POP: A processing-in-memory architecture for binary Convolutional Neural Networks in Wide-IO2 DRAMs.

, , , and . ISLPED, page 1-6. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Unleashing the potential of MLC STT-RAM caches., , , and . ICCAD, page 429-436. IEEE, (2013)Improving read performance of STT-MRAM based main memories through Smash Read and Flexible Read., , , and . ASP-DAC, page 31-36. IEEE, (2016)Cross-Layer Optimization for Multilevel Cell STT-RAM Caches., , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (6): 1807-1820 (2017)基于多级磁自旋存储器的Cache调度策略的设计 (Design of Cache Scheduling Policies Based on MLC STT-RAM)., and . 计算机科学, 45 (6A): 513-517 (2018)Balancing memory-accessing and computing over sparse DNN accelerator via efficient data packaging., , , , , , and . J. Syst. Archit., (2021)Hardware-Aware NAS Framework with Layer Adaptive Scheduling on Embedded System., , , , , , and . ASP-DAC, page 798-805. ACM, (2021)ExpoNAS: Using Exposure-based Candidate Exclusion to Reduce NAS Space for Heterogeneous Pipeline of CNNs., , , , and . ICPADS, page 1009-1014. IEEE, (2023)FlexLevel NAND Flash Storage System Design to Reduce LDPC Latency., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (7): 1167-1180 (2017)TriZone: A Design of MLC STT-RAM Cache for Combined Performance, Energy, and Reliability Optimizations., , , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (10): 1985-1998 (2018)An Energy-Efficient AES Encryption Algorithm Based on Memristor Switch., , , , and . ICA3PP (3), volume 12454 of Lecture Notes in Computer Science, page 639-653. Springer, (2020)