( en | de | ru )

 

Disambiguation of "Ross, Nathaniel"

Author of the publication

copydeleteadd this publication to your clipboard
Predicting Future Space Near-IR Grism Surveys using the WFC3 Infrared Spectroscopic Parallels Survey

, , , , , , , , , , , , , , , and . (2013)cite arxiv:1305.1399Comment: 15 pages, 13 figures, submitted to ApJ.

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nathaniel Bartels

Nathaniel Thon

Nathaniel Tager

Nathaniel Ayewah

Nathaniel Epstein

 

Other publications of authors with the same name

Hubble Space Telescope Grism Spectroscopy of Extreme Starbursts Across Cosmic Time: The Role of Dwarf Galaxies in the Star Formation History of the Universe, , , , , , , , , and 8 other author(s). (2014)cite arxiv:1406.4132Comment: 11 pages, 6 figures. The Astrophysical Journal, in press.Low Masses and High Redshifts: The Evolution of the Mass-Metallicity Relation, , , , , , , , , and 8 other author(s). (2013)cite arxiv:1309.4458Comment: Accepted for publication in ApJ Letters.Predicting Future Space Near-IR Grism Surveys using the WFC3 Infrared Spectroscopic Parallels Survey, , , , , , , , , and 6 other author(s). (2013)cite arxiv:1305.1399Comment: 15 pages, 13 figures, submitted to ApJ.Reconfigurable self-timed regenerators for wide-range voltage scaled interconnect., , , and . A-SSCC, page 1-4. IEEE, (2015)Parallel high-radix Montgomery multipliers., , and . ACSCC, page 772-776. IEEE, (2008)A 0.11 PJ/OP, 0.32-128 Tops, Scalable Multi-Chip-Module-Based Deep Neural Network Accelerator Designed with A High-Productivity vlsi Methodology., , , , , , , , , and 7 other author(s). Hot Chips Symposium, page 1-24. IEEE, (2019)XPoint cache: scaling existing bus-based coherence protocols for 2D and 3D many-core systems., , , , , , , , and . PACT, page 75-86. ACM, (2012)Verifying High-Level Latency-Insensitive Designs with Formal Model Checking., , , , , , and . CoRR, (2021)Invited Paper: VerilogEval: Evaluating Large Language Models for Verilog Code Generation., , , and . ICCAD, page 1-8. IEEE, (2023)VerilogEval: Evaluating Large Language Models for Verilog Code Generation., , , and . CoRR, (2023)