Author of the publication

Globally Reliable Variation-Aware Sizing of Analog Integrated Circuits via Response Surfaces and Structural Homotopy.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (11): 1627-1640 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

From Open-Loop to Closed-Loop Single-VCO-Based Sensor-to-Digital Converter Architectures: theoretical analysis and comparison., , and . IWASI, page 29-34. IEEE, (2019)Timing-based integrated sensor interfaces: Hype or promise?. IWASI, page 161. IEEE, (2013)Systematic design exploration of delta-sigma ADCs., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 51-I (1): 86-95 (2004)Performance Analysis of Energy-Efficient BBPLL-Based Sensor-to-Digital Converters., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (8): 2130-2138 (2013)A 42 fJ/Step-FoM Two-Step VCO-Based Delta-Sigma ADC in 40 nm CMOS., and . IEEE J. Solid State Circuits, 50 (3): 714-723 (2015)Degradation-Resilient Design of a Self-Healing xDSL Line Driver in 90 nm CMOS., and . IEEE J. Solid State Circuits, 47 (7): 1757-1767 (2012)Far-Field On-Chip Antennas Monolithically Integrated in a Wireless-Powered 5.8-GHz Downlink/UWB Uplink RFID Tag in 0.18-μm Standard CMOS., , , , , and . IEEE J. Solid State Circuits, 45 (9): 1746-1758 (2010)Sparse ε-tube support vector regression by active learning., , and . Soft Comput., 18 (6): 1113-1126 (2014)An efficient optimization--based technique to generate posynomial performance models for analog integrated circuits., , and . DAC, page 431-436. ACM, (2002)Behavioral modeling of (coupled) harmonic oscillators., , and . DAC, page 536-541. ACM, (2002)