Author of the publication

A 1.5 GHz spread spectrum clock generator with a 5000ppm piecewise linear modulation.

, , , , and . CICC, page 455-458. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Noise-Aware Split-Path Domino Logic and its Clock Delaying Scheme., , , and . Journal of Circuits, Systems, and Computers, 16 (1): 139-154 (2007)Differential Pass Transistor Pulsed Latch., , , , and . SoCC, page 295-300. IEEE, (2005)A TDC-based skew compensation technique for high-speed output driver., , and . ISOCC, page 61-64. IEEE, (2012)A 1.2GHz delayed clock generator for high-speed microprocessors., , and . ASP-DAC, page 95-96. IEEE, (2008)A 3.5 GHz Spread-Spectrum Clock Generator With a Memoryless Newton-Raphson Modulation Profile., , , , and . IEEE J. Solid State Circuits, 47 (5): 1199-1208 (2012)Sptpl: a New Pulsed Latch Type Flip-Flop in High-Performance System-on-a-Chip (SOC)., , and . Journal of Circuits, Systems, and Computers, 16 (2): 169-179 (2007)A Gb/s+ Slew-Rate/Impedance-Controlled Output Driver With Single-Cycle Compensation Time., , and . IEEE Trans. Circuits Syst. II Express Briefs, 57-II (2): 120-125 (2010)A 0.076mm2 3.5GHz spread-spectrum clock generator with memoryless Newton-Raphson modulation profile in 0.13μm CMOS., , , , and . ISSCC, page 360-362. IEEE, (2011)A 7.5Gb/s referenceless transceiver for UHDTV with adaptive equalization and bandwidth scanning technique in 0.13µm CMOS process., , , , and . ASP-DAC, page 89-90. IEEE, (2013)A 1.62 Gb/s-2.7 Gb/s Referenceless Transceiver for DisplayPort v1.1a With Weighted Phase and Frequency Detection., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (2): 268-278 (2013)