( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
XDXMOS: a novel technique for the double-gate MOSFETs logic circuits - to achieve high drive current and small input capacitance together.

, и . CICC, стр. 247-250. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Toshihiro Muramaki

Toshihiro Osada

 

Другие публикации лиц с тем же именем

Preliminary Evaluation of Flex Power FPGA: A Power Reconfigurable Architecture with Fine Granularity., , , , , , и . IEICE Trans. Inf. Syst., 87-D (8): 2004-2010 (2004)Optimization of the Body Bias Voltage Set (BBVS) for Flex Power FPGA., , , , , , и . IEICE Trans. Inf. Syst., 90-D (12): 1947-1955 (2007)A 0.7-V Opamp in Scaled Low-Standby-Power FinFET Technology., , , , , , , , , и 2 other автор(ы). IEICE Trans. Electron., 95-C (4): 686-695 (2012)XDXMOS: a novel technique for the double-gate MOSFETs logic circuits - to achieve high drive current and small input capacitance together., и . CICC, стр. 247-250. IEEE, (2005)Fully-functional FPGA prototype with fine-grain programmable body biasing., , , , , , и . FPGA, стр. 73-80. ACM, (2013)Performance and yield enhancement of FPGAs with within-die variation using multiple configurations., , , , , , и . FPGA, стр. 169-177. ACM, (2007)Evaluation of granularity on threshold voltage control in flex power FPGA., , , , , и . FPT, стр. 17-24. IEEE, (2006)A Power Configurable Block Array Connected in Series as First Prototype Flex Power FPGA Chip., , , , , , и . FPT, стр. 285-288. IEEE, (2007)Optimal set of body bias voltages for an FPGA with field-programmable Vth components., , , , , , и . FPT, стр. 329-332. IEEE, (2006)Suppression of Intrinsic Delay Variation in FPGAs using Multiple Configurations., , , , , , и . ACM Trans. Reconfigurable Technol. Syst., 1 (1): 3:1-3:31 (2008)