( en | de | ru )

 

Disambiguation of "Chaudhuri, Mainak"

Author of the publication

copydeleteadd this publication to your clipboard
Latency, Occupancy, and Bandwidth in DSM Multiprocessors: A Performance Evaluation.

, , , , , and . IEEE Trans. Computers, 52 (7): 862-880 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mainak Sen

Mainak Bandyopadhyay

Nondini Chaudhuri

Mitochondriale Bildung von reaktiven Sauerstoffspezies in Abhängigkeit vom Sauerstoffpartialdruck und der mitochondrialen Aktivität. Uni Heidelberg, (2010)

Bidisha Chaudhuri

Indronil Chaudhuri

 

Other publications of authors with the same name

Shared Pattern History Tables in Multicomponent Branch Predictors With a Dealiasing Cache., , , and . IEEE Embed. Syst. Lett., 12 (3): 95-98 (2020)Cache Coherence Protocol Design for Active Memory Systems., , and . PDPTA, page 83-89. CSREA Press, (2002)Using Criticality of GPU Accesses in Memory Management for CPU-GPU Heterogeneous Multi-Core Processors., and . ACM Trans. Embed. Comput. Syst., 16 (5s): 133:1-133:23 (2017)Implementing a parallel matrix factorization library on the cell broadband engine., , and . Sci. Program., 17 (1-2): 3-29 (2009)Zero Inclusion Victim: Isolating Core Caches from Inclusive Last-level Cache Evictions.. ISCA, page 71-84. IEEE, (2021)Integrating Memory Compression and Decompression with Coherence Protocols in Distributed Shared Memory Multiprocessors., and . ICPP, page 4. IEEE Computer Society, (2007)Exploiting Dynamic Reuse Probability to Manage Shared Last-level Caches in CPU-GPU Heterogeneous Processors., and . ICS, page 3:1-3:14. ACM, (2016)Performance Evaluation of Concurrent Lock-free Data Structures on GPUs., and . ICPADS, page 53-60. IEEE Computer Society, (2012)Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches.. MICRO, page 401-412. ACM, (2009)Long-latency branches: how much do they matter?, , and . SIGARCH Comput. Archit. News, 34 (3): 9-15 (2006)