( en | de | ru )

 

Disambiguation of "Burger, Doug"

Author of the publication

copydeleteadd this publication to your clipboard
Scalable Hardware Memory Disambiguation for High-ILP Processors.

, , , , and . IEEE Micro, 24 (6): 118-127 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Doug Rugh

Ellen Douglas

Meghan Dougherty

Theobald Douglas

Ronan Douguet

 

Other publications of authors with the same name

Billion-Transistor Architectures: There and Back Again., and . Computer, 37 (3): 22-28 (2004)What the Future Holds for Solid-State Memory., and . Computer, 47 (1): 24-31 (2014)Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches., , and . IEEE Micro, 23 (6): 99-107 (2003)Inside Project Brainwave's Cloud-Scale, Real-Time AI Processor., , , , , , , , , and 10 other author(s). IEEE Micro, 39 (3): 20-28 (2019)Dynamic-vector execution on a general purpose EDGE chip multiprocessor., , , , , , , , and . ICSAMOS, page 18-25. IEEE, (2014)A design space evaluation of grid processor architectures., , , and . MICRO, page 40-51. ACM/IEEE Computer Society, (2001)Evolving Compiler Heuristics to Manage Communication and Contention., , , , , and . AAAI, page 1690-1693. AAAI Press, (2010)Shared Microexponents: A Little Shifting Goes a Long Way., , , , , , , , , and 12 other author(s). CoRR, (2023)Charles R. (Chuck) Moore (1961 - 2012)., , and . IEEE Micro, 32 (4): 3-5 (2012)Bottlenecks in Multimedia Processing with SIMD Style Extensions and Architectural Enhancements., , and . IEEE Trans. Computers, 52 (8): 1015-1031 (2003)