( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 48-mW, 12-bit, 150-MS/s pipelined ADC with digital calibration in 65nm CMOS.

, , , , и . CICC, стр. 1-4. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Guanzhong Gao

Feiqing Huang

Zhida Huang

Ying Huang

Haowei Huang

 

Другие публикации лиц с тем же именем

1.1-V, 8-bit, 12 MS/s asynchronous reference-free successive-approximation-register analogue-todigital converter in 0.18 μm CMOS with separated capacitor arrays., и . IET Circuits Devices Syst., (2013)A Bluetooth low-energy (BLE) transceiver with TX/RX switchable on-chip matching network, 2.75mW high-IF discrete-time receiver, and 3.6mW all-digital transmitter., , , , , , , , , и 1 other автор(ы). VLSI Circuits, стр. 1-2. IEEE, (2016)A TIME-DOMAIN 1.0-V/0.8-MW 6-BIT 125 MS/S FLASH ADC IN 65 NM CMOS., и . Journal of Circuits, Systems, and Computers, (2013)A 5-bit 125-MS/s 367-µW ADC in 65-nm CMOS., и . MWSCAS, стр. 1-4. IEEE, (2012)A fast bootstrapped switch for high-speed high-resolution A/D converter., и . APCCAS, стр. 382-385. IEEE, (2010)A 15fJ/conversion-step 8-bit 50 MS/s asynchronous SAR ADC with efficient charge recycling technique., и . Microelectron. J., 43 (12): 941-948 (2012)Simplified Volterra series based background calibration for high speed high resolution pipelined ADCs., , и . MWSCAS, стр. 1-4. IEEE, (2015)Analog Assisted Multichannel Digital Postcorrection for Time-Interleaved ADCs., , и . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (8): 773-777 (2016)A 48-mW, 12-bit, 150-MS/s pipelined ADC with digital calibration in 65nm CMOS., , , , и . CICC, стр. 1-4. IEEE, (2011)