Author of the publication

A 48-mW, 12-bit, 150-MS/s pipelined ADC with digital calibration in 65nm CMOS.

, , , , and . CICC, page 1-4. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 1.2-V 250-MS/s 8-bit pipelined ADC in 0.13-µm CMOS., , , , and . ASICON, page 986-989. IEEE, (2011)1.1-V, 8-bit, 12 MS/s asynchronous reference-free successive-approximation-register analogue-todigital converter in 0.18 μm CMOS with separated capacitor arrays., and . IET Circuits Devices Syst., (2013)A new lock detector for Gardner's timing recovery method., and . IEEE Trans. Consumer Electronics, 54 (2): 349-352 (2008)A TIME-DOMAIN 1.0-V/0.8-MW 6-BIT 125 MS/S FLASH ADC IN 65 NM CMOS., and . Journal of Circuits, Systems, and Computers, (2013)A 5-bit 125-MS/s 367-µW ADC in 65-nm CMOS., and . MWSCAS, page 1-4. IEEE, (2012)An Offset Double Conversion Technique for Digital Calibration of Pipelined ADCs., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 57-II (12): 961-965 (2010)A 0.8 V 48 μW 82 dB SNDR 10-kHz BANDWIDTH ΣΔ MODULATOR IN 0.13-μM CMOS., , and . J. Circuits Syst. Comput., (2013)Hybrid carrier recovery, blind equalization for high-order QAM signal constellations., and . IEEE Trans. Consumer Electronics, 54 (2): 333-335 (2008)A fast bootstrapped switch for high-speed high-resolution A/D converter., and . APCCAS, page 382-385. IEEE, (2010)A Virtual-ADC Digital Background Calibration Technique for Multistage A/D Conversion., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 57-II (11): 853-857 (2010)