( en | de | ru )

 

Disambiguation of "Gu, Peng"

Author of the publication

copydeleteadd this publication to your clipboard
NNBench-X: Benchmarking and Understanding Neural Network Workloads for Accelerator Designs.

, , , , , and . IEEE Comput. Archit. Lett., 18 (1): 38-42 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Changgeng Peng

Xiao-Wei Peng

Guo Peng

Jin Peng

Lei Peng

 

Other publications of authors with the same name

A DC-87.8-GHz Switched-Type Attenuator With Switched Capacitor Branch in 40-nm CMOS., , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (9): 3253-3257 (September 2023)Analysis and Design of Cubic Magnetic Coupler for High Distance-to-Diameter Ratio IPT Systems., , , and . IEEE Trans. Ind. Electron., 69 (1): 409-419 (2022)NMTSim: Transaction-Command Based Simulator for New Memory Technology Devices., , , , , and . IEEE Comput. Archit. Lett., 19 (1): 76-79 (2020)MPU-Sim: A Simulator for In-DRAM Near-Bank Processing Architectures., , , , and . IEEE Comput. Archit. Lett., 21 (1): 1-4 (2022)Many-objective harmony search for integrated order planning in steelmaking-continuous casting-hot rolling production of multi-plants., , , and . Int. J. Prod. Res., 55 (14): 4003-4020 (2017)RRAM-Based Analog Approximate Computing., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (12): 1905-1917 (2015)MPU: Memory-centric SIMT Processor via In-DRAM Near-bank Computing., , , , , and . ACM Trans. Archit. Code Optim., 20 (3): 40:1-40:26 (September 2023)Security Threats and Countermeasures in Three-Dimensional Integrated Circuits., , , , , and . ACM Great Lakes Symposium on VLSI, page 321-326. ACM, (2017)Research on Recommender System Based on Curiosity Guided Identity Modification., , , , and . AIAM (ACM), page 333-340. ACM, (2021)A DC-50 GHz CMOS Switched-Type Attenuator With Capacitive Compensation Technique., , and . IEEE Trans. Circuits Syst., 67-I (10): 3389-3399 (2020)