( en | de | ru )

 

Disambiguation of "Maheshwari, Sachin"

Author of the publication

copydeleteadd this publication to your clipboard
A CMOS-based Characterisation Platform for Emerging RRAM Technologies.

, , , , , , , , , , , , , and . ISCAS, page 75-79. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sachin Arora

Maheshwari Prasad

Sachin Deshmukh

Umesh Maheshwari

Sachin Kinge

 

Other publications of authors with the same name

Adiabatic flip-flops and sequential circuit design using novel resettable adiabatic buffers., , and . ECCTD, page 1-4. IEEE, (2017)Logical effort based power-delay-product optimization., , , and . ICACCI, page 565-569. IEEE, (2014)An Adiabatic Capacitive Artificial Neuron with RRAM-based Threshold Detection for Energy-Efficient Neuromorphic Computing., , , and . CoRR, (2022)Optimal design of flux for submerged arc weld properties based on RSM coupled with GRA and PCA., , , and . Int. J. Manuf. Technol. Manag., 34 (1): 97-109 (2020)A Memristor-based Tuneable Offset Comparator., , , and . NEWCAS, page 1-5. IEEE, (2023)A VHDL-Based Modeling Approach for Rapid Functional Simulation and Verification of Adiabatic Circuits., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (8): 1721-1725 (2021)Hybrid CMOS/Memristor Circuit Design Methodology., , , , , , , , and . CoRR, (2020)Experimental results and analysis for Electrical Discharge Machining (EDM) of aluminium metal matrix composites with powder-mixed dielectric: Lenth's method., , , and . Int. J. Manuf. Technol. Manag., 21 (1/2): 67-82 (2010)Neural-Network- Based Modeling of Electric Discharge Machining Process., , and . SOCO, volume 87 of Advances in Intelligent and Soft Computing, page 95-103. Springer, (2011)VHDL-Based Modelling Approach for the Digital Simulation of 4-Phase Adiabatic Logic Design., , and . PATMOS, page 111-117. IEEE, (2018)