( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A CMOS-based Characterisation Platform for Emerging RRAM Technologies.

, , , , , , , , , , , , , и . ISCAS, стр. 75-79. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Shady Shehata

Elsayed Abu Shady

Saruul Agwaandorjiin

Shady Issa

Shady Elbassuoni

 

Другие публикации лиц с тем же именем

Bent-Pyramid: Towards A Quasi-Stochastic Data Representation for AI Hardware., и . NEWCAS, стр. 1-5. IEEE, (2023)Layout-Based Evaluation of Read/Write Performance of SOT-MRAM and SOTFET-RAM., , , и . ESSDERC, стр. 283-286. IEEE, (2021)Implementing Low-Diameter On-Chip Networks for Manycore Processors Using a Tiled Physical Design Methodology., , и . NOCS, стр. 1-8. IEEE, (2020)PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks., , , , , , и . ICCD, стр. 437-445. IEEE, (2019)An Energy-efficient Capacitive-Memristive Content Addressable Memory., , , , , и . CoRR, (2024)Towards a Reconfigurable Bit-Serial/Bit-Parallel Vector Accelerator using In-Situ Processing-In-SRAM., , , , и . ISCAS, стр. 1-5. IEEE, (2020)EVE: Ephemeral Vector Engines., , , , , , , , и . HPCA, стр. 691-704. IEEE, (2023)CIFER: A 12nm, 16mm2, 22-Core SoC with a 1541 LUT6/mm2 1.92 MOPS/LUT, Fully Synthesizable, CacheCoherent, Embedded FPGA., , , , , , , , , и 9 other автор(ы). CICC, стр. 1-2. IEEE, (2023)A 1T1R+2T Analog Content-Addressable Memory Pixel for Online Template Matching., , и . ISCAS, стр. 1-5. IEEE, (2023)High-Density Digital RRAM-based Memory with Bit-line Compute Capability., , , , и . ISCAS, стр. 1199-1200. IEEE, (2022)