( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Characterization and Synthesis of Circuits at Extreme Low Temperatures.

, , , , , , и . Evolvable Hardware, Springer, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Klara Sekanina

Georg Sekanina

Johann Sekanina

Lukás Mach

Lukás Jakabcin

 

Другие публикации лиц с тем же именем

Polymorphic Gates in Design and Test of Digital Circuits., , , и . Int. J. Unconv. Comput., 4 (2): 125-142 (2008)Advanced Approach to Calibration of Traffic Microsimulation Models Using Travel Times., , и . J. Cell. Autom., 8 (5-6): 457-467 (2013)Global Control in Polymorphic Cellular Automata., и . J. Cell. Autom., 6 (4-5): 301-321 (2011)On Evolutionary Synthesis of Compact Polymorphic Combinational Circuits., и . J. Multiple Valued Log. Soft Comput., 17 (5-6): 607-631 (2011)Evolutionary Design of Hash Functions for IPv6 Network Flow Hashing., и . CEC, стр. 1-8. IEEE, (2020)Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing., , , , , и . IEEE Trans. Computers, 62 (8): 1481-1493 (2013)Evolvable 2D computing matrix model for intrinsic evolution in commercial FPGAs with native reconfiguration support., , , , , и . AHS, стр. 184-191. IEEE, (2011)Adaptive development of hash functions in FPGA-based network routers., , и . SSCI, стр. 1-8. IEEE, (2016)Evolving component library for approximate high level synthesis., , и . SSCI, стр. 1-8. IEEE, (2016)Evolution of digital circuits.. GECCO (Companion), стр. 1343-1360. ACM, (2011)