Author of the publication

Verifying Chips Design at RTL Level.

, , , , , and . TASE, volume 13931 of Lecture Notes in Computer Science, page 146-163. Springer, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ParRA: A Shared Memory Parallel FPGA Router Using Hybrid Partitioning Approach., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (4): 830-842 (2020)Decidability of Propositional Projection Temporal Logic with Infinite Models., and . TAMC, volume 4484 of Lecture Notes in Computer Science, page 521-532. Springer, (2007)A temporal logic programming approach to planning., , , , and . J. Comb. Optim., 38 (2): 402-420 (2019)Verifying Properties of MapReduce-Based Big Data Processing., , , and . IEEE Trans. Reliab., 71 (1): 321-338 (2022)Unified temporal logic., , and . Theor. Comput. Sci., (2021)A dynamic approach to detecting, eliminating and fixing memory leaks., , , , and . J. Comb. Optim., 42 (3): 409-426 (2021)P2P Network Based Smart Parking System Using Edge Computing., , , , , and . Mob. Networks Appl., 25 (6): 2226-2239 (2020)Differential Testing of Certificate Validation in SSL/TLS Implementations: An RFC-guided Approach., , , and . ACM Trans. Softw. Eng. Methodol., 28 (4): 24:1-24:37 (2019)Detecting Atomicity Violations in Interrupt-Driven Programs via Interruption Points Selecting and Delayed ISR-Triggering., , , , , , , , , and . ESEC/SIGSOFT FSE, page 1153-1164. ACM, (2023)An Approach to Agent Path Planning Under Temporal Logic Constraints., , , and . COCOON (2), volume 14423 of Lecture Notes in Computer Science, page 82-93. Springer, (2023)