Author of the publication

Optimization of collaborating secondary users in a cooperative sensing under noise uncertainty.

, , , and . PIMRC, page 2502-2506. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Building a highly-compact and accurate associative classifier., , and . Appl. Intell., 34 (1): 74-86 (2011)Multiuser frequency-time domain radio resource allocation in downlink OFDM systems: Capacity analysis and scheduling methods., and . Comput. Electr. Eng., 32 (1-3): 118-134 (2006)Incentive Mechanism for Crowdsensing Platforms Based on Multi-leader Stackelberg Game., , , and . ChinaCom (1), volume 209 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 138-147. Springer, (2016)Convergence of Satellite and Terrestrial Networks: A Comprehensive Survey., , , , , and . IEEE Access, (2020)A Computation Offloading Strategy in Satellite Terrestrial Networks with Double Edge Computing., , , , and . ICCS, page 450-455. IEEE, (2018)Performance analysis of macro-assisted data-only carrier system in 5G energy-efficient heterogeneous networks., , , , , and . OnlineGreenComm, page 1-6. IEEE, (2014)Design and implementation of a MAC protocol for a wearable monitoring system on human body., , , , , and . ASICON, page 1-4. IEEE, (2015)An Intelligent Cartographic Generalization Algorithm Selecting Mode Used in Multi-scale Spatial Data Updating Process., , , and . GSKI (2), volume 849 of Communications in Computer and Information Science, page 127-134. Springer, (2017)Cache-Enabled Software Defined Heterogeneous Networks for Green and Flexible 5G Networks., , and . IEEE Access, (2016)Power-rail ESD clamp circuit with hybrid-detection enhanced triggering in a 65-nm, 1.2-V CMOS process., , , and . ISCAS, page 1-4. IEEE, (2017)